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High-performance computing systems (HPC) provide powerful capabilities for modeling, simulation, and data analytics for a
broad class of computational problems. They enable extreme performance of the order of quadrillion floating-point arithmetic
calculations per second by aggregating the power of millions of compute, memory, networking and storage components. With the
rapidly growing scale and complexity of HPC systems for achieving even greater performance, ensuring their reliable operation
in the face of system degradations and failures is a critical challenge. System fault events often lead the scientific applications
to produce incorrect results, or may even cause their untimely termination. The sheer number of components in modern
extreme-scale HPC systems and the complex interactions and dependencies among the hardware and software components,
the applications, and the physical environment makes the design of practical solutions that support fault resilience a complex
undertaking. To manage this complexity, we developed a methodology for designing HPC resilience solutions using design
patterns. We codified the well-known techniques for handling faults, errors and failures that have been devised, applied and
improved upon over the past three decades in the form of design patterns. In this paper, we present a pattern language to
enable a structured approach to the development of HPC resilience solutions. The pattern language reveals the relations among
the resilience patterns and provides the means to explore alternative techniques for handling a specific fault model that may
have different efficiency and complexity characteristics. Using the pattern language enables the design and implementation of
comprehensive resilience solutions as a set of interconnected resilience patterns that can be instantiated across layers of the
system stack.
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1. INTRODUCTION
High-performance computing (HPC) systems, through a combination of massively parallel processing
capability and storage capacity, can rapidly solve difficult computational problems in a diverse range
of scientific and engineering domains. The design of faster and higher capability HPC systems make
significant contributions to scientific progress by providing researchers with capabilities for advanced
simulation, computational, mathematical and statistical modeling, visualization and data analytics.
HPC systems are specialized, custom-built machines that are constructed through aggregation of the
compute, memory and storage capabilities of hundreds of thousands of components. A typical high-
performance computing system contains thousands of processors, several terabytes of memory, and
petabytes of storage, and requires highly-customized power and cooling infrastructure. The current
generation of HPC systems are capable of performing over a quadrillion (1015) floating-point arithmetic
operations per second. Yet, there is a significant push by the HPC community to design and deploy
next generation of systems that will be capable of exaflops performance (1018 operations per second)
[Dongarra et al. 2011] in order to enable higher fidelity simulation and predictive analysis capabilities.
To design, build and effectively operate next-generation exascale-class HPC systems, which will
be at least 100 times more capable than the fastest systems today, there are several key challenges
that must be addressed [Kogge et al. 2008]. Many of these challenges arise from the need to employ
hundreds of millions of processing, memory and storage components, and a complex multicomponent
software environment to achieve orders of magnitude greater computational performance. In addition
to the management of unprecedented levels of parallelism, reducing power consumption and coping
with an exponentially higher rate of system faults are significant challenges for future HPC system
environments.
The challenge of maintaining fault resilient operation is particularly difficult in emerging system
architectures that employ hundreds of millions of processing, memory and storage components, and a
complex multicomponent software environment, which makes the timely identification and correction
of errors much more difficult [DeBardeleben et al. 2009]. For long-running simulation, modeling and
analysis applications that run on HPC systems, the frequent occurrence of faults may cause incorrect
outcomes, or may even lead to fatal crashes of the application program. Therefore, effective resilience
solutions that keep HPC applications running to a correct solution in spite of frequent faults will be
indispensable for future HPC systems and their applications.
Solving the resilience problem for extreme-scale HPC systems is a complex undertaking given the
growing hardware and software complexity of HPC environments and the emergence of new fault
modes at accelerated rates. Many of the existing resilience solutions will prove to be insufficient and
some will no longer be viable in future systems unless they are significantly reengineered [Elnozahy
et al. 2010]. These challenges are elaborated in Section 2. To address the resilience challenge, we
developed design patterns, which describe the best-known techniques that have been devised and re-
peatedly applied to confront different types faults, and the resulting errors and failures, in the context
of HPC environments over the past three decades [Hukerikar and Engelmann 2017]. The techniques
have been formatted as patterns and organized by a hierarchical classification scheme to serve as a
resource for designers to draw upon when designing HPC resilience solutions [Hukerikar and Engel-
mann 2016]. The design pattern specification describes the detailed descriptions for detection, con-
tainment and mitigation of faults, errors and failures that occur in the context of HPC environments.
Section 3 summarizes the various resilience design patterns and Section 4 presents a classification
scheme. This paper presents a pattern language for the design and implementation of complete, work-
ing HPC resilience solutions. The pattern language, which is introduced in Section 5, codifies how the
patterns are related to each other. Using the resilience patterns as its elements, the language defines
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the discipline that makes it possible to combine the individual patterns to create functional resilience
solutions. The language enables exploration of pattern-based solutions that have different efficiency
and complexity characteristics, and guides a designer from the beginning of a design problem to the
successful realization of its solution. Our pattern language is extremely practical, allowing designers
to integrate patterns across the system stack. This pattern language is designed to be useful for HPC
hardware and software designers, including system architects, the software developers who implement
the libraries and applications for HPC applications, system users and operators.
2. THE HIGH-PERFORMANCE COMPUTING RESILIENCE CHALLENGE
2.1 Terminology
Most modern high-performance computing systems are distributed-memory systems that are archi-
tected as clusters. They consist of nodes, each of which contains processors, memory, and runs its own
instance of an operating system. The nodes are connected to each other using high-speed networks.
Each node is a shared-memory system consisting of one or more multicore processors; newer node ar-
chitectures also contain one of more graphical processing units (GPU). Parallel applications distribute
their data or tasks across multiple compute nodes to accomplish its work faster. The software envi-
ronment includes runtimes system frameworks for scheduling, memory management, communication
frameworks, performance monitoring tools, numerical libraries, compiler tools, which support and op-
timize the execution of the parallel application programs. The workload of HPC systems consists of
scientific and engineering simulation, modeling and analysis programs, that use message passing for
exchange of data between processes and synchronization. Therefore, in the context of cluster-based
HPC systems, and for the purpose of discussing design patterns for such systems, the term system
refers to an entity that has the notion of a well-defined structure and behavior. A subsystem is a set of
elements, which is a system itself, and is a component of a larger system, i.e., a system is composed of
multiple sub-systems or components. For example, the term system may be used to refer to compute
nodes, I/O nodes, network interfaces, disks, etc., or in the software it may be used to refer to a library,
runtime framework, or even a function or a variable in a program. The term full system refers to the
HPC system as a whole, or to a collection of nodes that is capable of running a parallel application.
In fault tolerance literature, the terms fault, error, or failure have specific meanings. A fault is an
underlying flaw or defect in a system that has potential to cause problems. A fault can be dormant and
can have no effect. When activated during system operation, a fault leads to an error; an error event
results from the activation of a fault and cause an illegal system state; and a failure occurs if an error
reaches the service interface of a system, resulting in system behavior that is inconsistent with the
system’s specification.
2.2 Need for Resilience in High Performance Computing Systems
HPC systems are built using a very large number of nodes each consisting of many processor, memory,
network and storage components. With a very large number of aggregate hardware components, the
system-level probability that one of them fails is significantly higher. Furthermore, the workload of
HPC systems consists of parallel application programs written in languages such as C, C++, Fortran
that use a model of message passing between processes. Often the applications use a library imple-
mentation of the Message Passing Interface (MPI). However, this flat model of message passing offers
no containment for errors or failures; an error in the state of any MPI process may spread to affect the
state of processes on other nodes in the system. Similarly, the failure of any one MPI process causes the
remaining communicating processes to block indefinitely, which prevents the parallel application from
resuming execution. The large number of nodes in cluster-based HPC systems with massive number
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of hardware components and the prevalence of a message-passing-based programming model with in-
herent failure containment and recovery capabilities, makes resilience an indispensable capability for
HPC systems. Resilience solutions are based on a collection of techniques for keeping HPC applications
running to a correct solution in a timely and efficient manner despite underlying system faults, errors
and failures.
2.3 Resilience at Extreme Scale
In recent years, the progress in the computing capabilities of HPC systems is primarily driven by in-
creasing the number of compute, memory and storage components. These components consist of VLSI
chips that are constructed using transistor devices, whose geometries are shrunk every semiconductor
process technology generation. As process technology scales further, VLSI devices face new challenges,
such as variability, single-event upsets, decreased noise immunity due to NTV operation, transistor
device degradation. These effects manifest themselves as unreliable behavior of the components in an
HPC system. In addition to this disturbing trend is the rapidly growing scale and complexity of the
hardware and software architecture of modern HPC systems, which makes management of reliabil-
ity of the system a difficult challenge. The timely detection of faults and degradations, limiting their
propagation in the multicomponent system environment, and handling the resulting errors and fail-
ures gracefully and efficiently is a daunting challenge for highly-complex, future extreme-scale HPC
systems.
3. RESILIENCE DESIGN PATTERNS
A resilience solution in a hardware or software component in an HPC system is based on taking ap-
propriate action in the event of a fault, error, or failure. Many of the techniques for confronting these
events that have been devised, applied and improved over the past three decades represent general
solutions to recurring problems in the design of resilience solutions for high-performance computing
systems. We presented some of these well-known techniques, formatted as resilience design patterns
[Hukerikar and Engelmann 2017].
Our effort was motivated by the fact that there are a number of hardware and software-based tech-
nologies used in HPC systems, but there is a lack of comprehensive methods to facilitate coordination
between the hardware and software resilience mechanisms. Often solutions are designed and deployed
without fully understanding the protection coverage scope, handling capabilities and efficiency for the
different fault models. There are also no established mechanisms and interfaces to connect techniques
across layers of the system stack, nor are existing resilience solutions portable to newer HPC system
architectures.
The design patterns are intended to enable structured design and refinement of resilience solutions
by using the patterns as building blocks. We believe that the patterns support the design of solu-
tions with a clear understanding of their protection coverage and performance efficiency. Patterns also
help in constructing cross-layered resilience solutions that combine capabilities from different layers
of the system stack, which effectively balance the performance, resilience, and power consumption.
Such systematically designed and well-engineered resilience solutions will be the key to effective and
resource-efficient use of the next-generation extreme-scale systems
The basic, abstract template of a resilience design pattern is defined in an event-driven paradigm,
in which each resilience design pattern consists of a behavior and a set of activation and response
interfaces. Each pattern describes a problem which occurs on account of a fault, error or failure event,
and then describes the core of the solution to that problem. The patterns are written in a prescribed
format that describes the problem, solution, design considerations and forces, and the consequences of
applying the pattern to various contexts. In this remainder of this section, we summarize the various
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resilience design patterns. The complete pattern catalog, which contains detailed descriptions of the
patterns, is available as a specification document [Hukerikar and Engelmann 2016].
3.1 Strategy Patterns
The strategy patterns define high-level polices of a resilience solution. Their descriptions are deliber-
ately abstract to enable hardware and software architects to reason about the overall organization of
the techniques used and their implications on the full system design. These patterns describe the over-
all structure of the solution and the key attributes of the solution and their capabilities independent
of the layer of system stack and hardware/software architectural features.
Strategy Patterns
Pattern Name Problem Solution Forces Consequences
FAULT
TREATMENT
The presence of defects
or anomalies in a system
have the potential to acti-
vate, which may potentially
lead to an error or a par-
tial/complete failure of the
system.
The pattern attempts to rec-
ognize the defect and cre-
ates conditions that pre-
vents its activation. The so-
lution requires a monitor-
ing system that observes the
key parameters of the moni-
tored system.
The interactions of the mon-
itoring and monitored sys-
tems may interfere with
the operation of the system;
During the interval for the
monitoring system to infer
the presence of a fault, it
may activate.
By preemptively recogniz-
ing faults in the system, the
pattern prevents their ac-
tivation, which avoids the
need for expensive recov-
ery and/or compensation ac-
tions. Requires an addi-
tional monitoring system
that interferes with system
operation.
RECOVERY
The occurrence of errors or
partial/complete failures in
an HPC environment pre-
vents applications from run-
ning correctly.
The pattern attempts to
recreate the state of the
system before the occur-
rence of an error or failure
event. The pattern requires
that the system is capable
of compartmentalizing and
preserving its state for later
recovery.
During error or failure-free
operation of the system, the
pattern incurs overhead for
preserving the system state.
The pattern handles an er-
ror or a failure by substitut-
ing an error-free state from
the stable storage in place
of the erroneous state. Re-
quires periodic creation of
recoverable state, which in-
curs overhead proportional
to size of state captured and
frequency of state snapshot
creation.
COMPENSATION
Errors or partial/complete
failures in an HPC environ-
ment cause applications to
experience errors or fail.
The pattern accounts for the
error or failure by maintain-
ing sufficient redundancy in
the system design. The pat-
tern is based on the defi-
nition of modules in a sys-
tem (with well-defined in-
puts and outputs), about
which redundant informa-
tion is maintained.
The pattern introduces a
penalty in terms of time (in-
crease in execution time),
or space (increase in re-
sources required) indepen-
dent of whether an error or
failure occurs during system
operation.
An error or failure in one
of the modules is tolerated
by substituting the mod-
ule with another replica
module. The replica must
be functionally identical to
module it replaces, which in-
curs cost and/or operation
overhead.
Table I. : Strategy Patterns
3.2 Architectural Patterns
The architectural patterns convey specific methods necessary for the construction of a resilience
solution. They explicitly convey the type of fault, error, or failure event that they handle and provide
detail about the key components and connectors that make up the solution.
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Architectural Patterns
Pattern Name Problem Solution Forces Consequences
FAULT DIAGNOSIS
An incomplete understand-
ing of the cause and impact
of a fault in an HPC system
design makes design pro-
cess of remedial actions dif-
ficult.
The pattern is a deriva-
tive of the FAULT TREAT-
MENT pattern and its solu-
tion is based on the capabil-
ity of a monitoring system
to analyze the behavior of
the monitored system.
During the time interval for
the monitoring system to di-
agnose the fault, it may ac-
tivate to cause an error or
failure; The degree of accu-
racy of the fault diagnosis
must be high
The pattern only infers the
presence of a defect and re-
ports it, but does act to rem-
edy the fault.
RECONFIGURATION
The presence of a fault, er-
ror or failure event may
affect configuration of the
system components, pre-
venting its correct opera-
tion.
The pattern is a deriva-
tive of the FAULT TREAT-
MENT and the RECOV-
ERY strategy pattern and
its solution entails modifi-
cation of the interconnec-
tion between modules in
the system as means to pre-
vent activation of a fault, or
to recover the system from
an error or a failure event.
The system design must al-
low for encapsulation of sys-
tem functions into a set of
well-defined modules such
that a subset of modules
is functionally equivalent to
the fault, error, or failure-
free version of the system.
The pattern is based on
the encapsulation of system
functions into a set of well-
defined modules.
CHECKPOINT-
RECOVERY
An unrecoverable error or
a failure events in an HPC
environment prevents the
execution of applications.
The pattern is derivative of
the RECOVERY pattern,
whose solution entails
maintenance of partial
or complete system state
on stable storage during
error/failure-free opera-
tion, or using log-based
protocols, which creates
a log of non-deterministic
events in the system.
The pattern requires stable
storage to capture sys-
tem state or to log events,
which increase overhead
in terms of resources re-
quired by the system; Incurs
error/failure-free overhead
to performance
Upon detection of an error
or a failure, the check-
points/log events are used
to recreate last known
error/failure-free state of
the system before restart-
ing the system. Requires
periodic creation of recov-
erable state, which incurs
overhead proportional to
size of state captured and
frequency of state snapshot
creation.
REDUNDANCY
The occurrence of error or
failure events caused by
physical faults in an HPC
environment prevents the
execution of applications.
Pattern is a derivative of
the COMPENSATION pat-
tern; the solution entails
creation of multiple redun-
dant versions of a system.
The pattern enables a sys-
tem to tolerate faults that
occur because of random
phenomena based on the
assumption that the ran-
dom event is unlikely to af-
fect the replicas.
The pattern introduces
penalty in terms of time (in-
crease in execution time), or
space (increase in resources
required) independent of
whether an errors or failure
occurs
The pattern results in a
system design consisting of
group of N identical repli-
cas of a system’s hardware
or software components, but
there is an implicit assump-
tion of independence of oper-
ation between replicas of the
system.
DESIGN
DIVERSITY
Design faults introduced by
human mistakes or defec-
tive design tools cause sys-
tems to malfunction or fail
The pattern is also a
derivative of the COM-
PENSATION pattern, but
is based on an approach
in which the hardware
and software elements
for multiple computations
are not identical copies,
but are independently de-
signed to meet the system’s
requirements.
Distinct implementations of
the same design specifi-
cation, which are created
by different individuals or
teams, incur designer effort
and verification costs
The pattern requires dis-
tinct implementations of the
same design specification,
which are created by dif-
ferent individuals or teams,
and with different design
tools to systematically avoid
design bugs.
Table II. : Architectural Patterns
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3.3 Structural Patterns
The structural patterns provide concrete descriptions of the solution rather than high-level strategies.
They comprise of instructions that may be implemented in hardware/software components. While the
strategy and architectural patterns serve to provide designers with a clear overall framework of a
solution and the type of events that it can handle, the structural patterns express the details so they
can contribute to the development of complete working solutions.
Structural Patterns
Pattern Name Problem Solution Forces Consequences
MONITORING
The presence of a defect or
anomaly in the system may
result in an error or failure
Derivative pattern of the
fault diagnosis architec-
tural pattern. The solution
identifies faults based on
one of two strategies: the
effect-cause diagnosis, or
the cause-effect diagnosis.
The interactions between
the monitoring and moni-
tored systems may interfere
with the operation of the
system
The monitoring pattern
causes overhead to system
operation on account of
the additional hardware
or software components
required for observation of
the system and the cause
and effect analysis.
PREDICTION
Recognizing system condi-
tions that may cause faults
may help prevent an error
or failure event in the sys-
tem.
The solution enables antic-
ipation of fault events us-
ing the rule-based method
(building rules of associa-
tion to capture the causal
correlations between sys-
tem parameter values and
fault events), or statistical
methods (using probabilis-
tic characteristics) to pre-
dict the occurrence of future
fault events.
The time interval for pre-
diction must be minimized;
degree of accuracy must be
high to prevent false posi-
tives.
The prediction adds over-
head to system operation,
which is related to the com-
plexity of the prediction al-
gorithm. The pattern also
incurs overheads on account
of actions taken based on in-
correct predictions, i.e., false
positives and false nega-
tives.
RESTRUCTURE
The occurrence of a fault, or
a resulting error or failure
affects the configuration of
a system such that correct
system operation is not pos-
sible
The solution is based on
modifying the configuration
between the N intercon-
nected subsystems to iso-
late the subsystem affected
by a fault, error or fail-
ure. The pattern is a deriva-
tive of the RECONFIGURA-
TION architectural pattern.
The restructuring may
cause the system to operate
in degraded state using
fewer than N sub-systems.
This pattern seeks to ex-
clude only the affected
subsystem from interaction
with other subsystems. The
resulting system configura-
tion must be functionally
equivalent to the system
before the occurrence of the
event, which is often hard
to guarantee.
REJUVENATION
A fault event, or a result-
ing error or failure causes a
sub-system to operate incor-
rectly, which prevents cor-
rect system operation.
The pattern isolates the spe-
cific part of the system af-
fected by an event and only
restores or recreates the af-
fected state with the goal of
enabling the system to re-
sume normal operation. The
pattern is also a deriva-
tive of the RECONFIGURA-
TION pattern.
The solution requires sub-
stantial additional overhead
to identify the part of the
system affected and perform
selective reinitialization.
The solution requires pre-
cise identification of the sub-
system affected by a fault,
error or failure, and re-
setting its configuration to
guarantee recovery of the
overall system.
REINITIALIZATION
A fault, error or failure
event affects a system to the
extent that restoring correct
operation is impossible.
The pattern performs a re-
set of the system state to
restore pristine state be-
fore system operation is re-
sumed. The pattern is also
a derivative of the RECON-
FIGURATION pattern.
The reinitialization causes
loss of all forward progress
made by system, but is es-
sential when the effects of
an error or failure are unre-
coverable.
The reinitialization is of-
ten a slow process, but of-
fers the opportunity to com-
pletely remove any effects of
the fault, error, or failure.
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ROLLBACK
The occurrence of an error
or failure event prevents for-
ward progress of a system.
The pattern periodically
captures system state
during regular opera-
tion. The pattern may
also use log-based proto-
cols for non-deterministic
events in the system. The
pattern is a derivative
of the CHECKPOINT-
RECOVERY architectural
pattern. Therefore, recovery
is performed by restoring
the system to the last
known stable state.
Frequent checkpointing in-
creases system execution
time, but reduces amount of
lost work upon occurrence of
an error or failure.
The pattern introduces
overhead during failure-free
operation proportional to
the size of the system state
captured and frequency
of checkpointing. How-
ever, amount of lost work
when failure does occur
is inversely related to the
frequency of checkpointing.
ROLLFORWARD
The impact of an error or
failure prevents correct op-
eration of a system.
Similar to the ROLLBACK
pattern, the solution is
based on committing sys-
tem state to persistent
storage, or use logging of
non-deterministic system
events. The defining feature
of the pattern is the forward
recovery, which restarts
operation from the point the
system had reached right
before the occurrence of the
error/failure.
The post-recovery state of
the system created during
roll-forward must require
minimum recomputation.
The rollforward operation is
often less expensive than
rollback algorithm.
FORWARD
ERROR
CORRECTION
CODE
The presence of information
errors in a system’s state af-
fects its correct operation.
The solution offered by the
pattern consists of encoding
k information symbols that
represent the system state
and appending a set of r
additional symbols. The in-
tegrity of the original in-
formation and the recovery
of any corrupted symbols is
performed by decoding the
encoded state. The pattern
is derived from the REDUN-
DANCY pattern.
The strength of the cor-
rection code in terms of
number of symbols incurs
encoding/decoding time
and space overhead, but
stronger codes provide
protection against multi-
symbol state errors.
The encoding and decod-
ing process incurs overhead
each time an information
symbol is accessed and/or
manipulated. The amount of
recoverable information de-
pends on the number of ad-
ditional encoding bits are
maintained.
N-MODULAR
REDUNDANCY
The pattern solves the prob-
lem of dealing with errors,
as well as partial or com-
plete failures.
The pattern entails cre-
ation of a group of N iden-
tical replicas of the sys-
tem. Each of the N repli-
cas may be active simulta-
neously in various config-
urations: spatial, temporal,
or active on-demand repli-
cation. This pattern is also
a derivative of the REDUN-
DANCY architectural pat-
tern
The n-factor replication of
system operation introduces
cost and overhead; scope of
replication and its inputs,
outputs must be carefully
selected.
In order to recover from 2N
errors/failures in the sys-
tem, there must be 2N + 1
distinct replicas of the sys-
tem. Since the replicas are
identical the design effort is
low, but overhead of creating
N replicas incurs overhead
in terms of resources and/or
operation time.
N-VERSION
DESIGN
Design bugs may manifest
themselves during system
operation causing incorrect
operation or failure.
The pattern entails creation
of distinct implementations
of the same design speci-
fication, which are created
by different individuals or
teams and with separate de-
sign tools. The pattern is a
derivative of the DESIGN
DIVERSITY pattern.
The distinct implementa-
tion versions of the same de-
sign specification must be
created by different teams
or individuals, and must be
verified independently.
The versions of the sys-
tem are functionally identi-
cal, but designed indepen-
dently which requires sig-
nificant amount of design
and implementation effort,
particularly for complex sys-
tem specifications.
Proceedings of the 22nd European Conference on Pattern Languages of Programs
A Pattern Language for High-Performance Computing Resilience • 9
RECOVERY
BLOCK
Flaws in the design on
account of human errors
and/or faulty tools may
cause errors or failures
during system operation
The solution is based on
partitioning the system into
distinct functional blocks, in
which each block contains
at least a primary design
and exceptional case han-
dler along with an adjudica-
tor subsystem. This pattern
is also a derivative of the
DESIGN DIVERSITY pat-
tern.
The recovery block must
be comprehensive in de-
tecting and recovering er-
rors caused by design flaws,
without requiring the de-
sign complexity or verifica-
tion effort of a full system
design.
The pattern requires devel-
opment of a comprehensive
acceptance test to validate
the result produced by the
primary system for various
types of design bugs.
Table III. : Structural Patterns
3.4 State Patterns
The state patterns describe all aspects of the system structure that are relevant to the forward
progress of the system. The correctness and consistency of the system state ensures that the correct
operation of the system. These patterns implicitly define the scope of the protection domain that must
be covered by a resilience mechanism. The state patterns expose an intrinsic property of the system.
State Patterns
Pattern Name Problem Solution Forces Consequences
PERSISTENT
STATE
The scope of the system
state that remains un-
changed for the entire
duration of system opera-
tion has unique resilience
needs from other aspects of
the state.
Encapsulates all aspects of
a systems state that is com-
puted when the system is
initialized, but is not modi-
fied during the system oper-
ation.
The precise definition of
persistent system state
requires a detailed un-
derstanding of the system
structure and operation.
The encapsulation of such
state enables selection of be-
havior patterns that lever-
age the persistent property
for detection and mitigation
of faults and errors.
DYNAMIC STATE
The scope of the system
state that changes as a re-
sult of the system operation
has unique resilience needs
from other aspects of the
state.
Defines the scope of the
system state that changes
during system operation as
the system makes forward
progress.
Precisely scoping the state
that changes during opera-
tion requires complex anal-
ysis.
The definition of scope of the
system state related to sys-
tem’s operation enables the
selection of patterns that
ensure consistency of the
state when performing mit-
igation actions.
ENVIRONMENT
STATE
The scope of the system
state that provide a common
set of services that support
of primary system function
has unique resilience needs
from other aspects of the
state.
Defines the scope of the sys-
tem state that provides ser-
vices to the system.
Separation of the system
state that provides a com-
mon set of services requires
modular design and well-
defined abstractions
The encapsulation of the en-
vironment state enables de-
signers to instantiate be-
havioral patterns that pro-
vide detection and mitiga-
tion of faults and errors
within the supporting ser-
vices.
STATELESS
Several resilience strategies
operate with the need for a
specified protection domain.
Provides the construct of
null state in order to create
solutions that have a well-
defined notion of behavior
but need not define a scope
for a protection domain.
With a stateless pattern,
understanding the scope
and impact of a resilience
solution on a system is
difficult.
By defining the scope of
stateless pattern enables in-
stantiation of behavior pat-
terns that do not need to
worry about side-effects of
their mitigation actions on
system state.
Table IV. : State Patterns
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Fig. 1: Classification of Resilience Design Patterns
4. CLASSIFICATION OF RESILIENCE DESIGN PATTERNS
Due to the variety in the granularity and level of system abstraction at which each of the patterns may
be implemented, we developed an ad-hoc classification scheme to organize the patterns in our resilience
design pattern specification [Hukerikar and Engelmann 2016]. In this scheme, which is illustrated in
Figure 1, the patterns are organized in a layered hierarchy.
HPC resilience solutions emphasize the reliability and performance efficiency of an application’s
execution with the acceptance that the underlying hardware and software environment experiences
numerous faults, degradations and component failures [DeBardeleben et al. 2009]. Based on this per-
spective, HPC resilience has two important aspects, namely the forward progress of an application and
the consistency and fidelity of an application’s data. Accordingly, we have organized the patterns in the
catalog into two broad categories: state patterns and behavioral patterns.
The state patterns (described in Section 3) define the protection domain of a resilience solution.
These patterns encapsulate particular aspects of a program’s state. The different types of state pat-
terns, namely static, dynamic and environment make it possible to define the resilience behavior in
a modular fashion; the specific domain scoped by each state pattern may be associated with different
resilience techniques. The selection of the state pattern also helps define the containment scope, i.e.,
the scope of how far a fault or error event propagates.
The behavioral patterns (described in Section 3) identify detection, containment, mitigation tech-
niques that enable a system, which instantiates and implements these patterns, to cope with the
presence of fault, error, or failure events. These patterns are organized in a layered hierarchy that
describes the patterns from abstract to concrete descriptions of the techniques. The strategy patterns
in the bottom layer are organized by the type of event that they are intended to handle, i.e., whether it
is a fault, error or failure. The architectural patterns are organized by the specific fault, error or failure
types and describe key components and connectors of the pattern solution. The structural patterns in
the top layer provide concrete descriptions of the solutions. Their descriptions often contain specific
instructions that may be implemented in hardware or software components.
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This classification scheme enables designers to separately reason about scope of the protection do-
main and the semantics of a resilience pattern’s behavior. This hierarchical organization of the be-
havioral patterns reveals the relationships among these resilience patterns. This classification scheme
suggests a number of ways in which these patterns can be combined. Designers may approach the
task of developing a complete resilience solution by navigating the hierarchy in top-down or bottom-up
manner. This provides the designers with guidelines for selecting patterns for a specific context and
combining patterns for the realization of complete resilience solutions. Yet, this scheme leaves much to
the skills of the designer since it does not completely cover the various alternative solutions that may
exist to address design problems for a particular context. A more comprehensive approach to designing
and implementing resilience solutions requires the definition of a pattern language.
5. PATTERN LANGUAGE FOR HPC RESILIENCE
A pattern language is considered as a system of patterns that are related with each other in a hierarchy
or network. The structure of the network helps designers makes sense of the individual patterns, as
well as helps anchor them in various combinations to provide complete solutions. Our pattern language
for HPC resilience explains the discipline to use the various design patterns to create effective and
efficient resilience solutions. The elements of the language are the patterns detailed in Section 3. The
language guides a designer from the beginning of a design problem to the realization of its solution.
5.1 Types of Pattern Relations
In general, a pattern language has the structure of a network such that patterns that are related by
some measure of relevance are linked together. The definition of the linkage between patterns is the
key for a set of patterns to become a language rather than be seen as a collection of isolated, standalone
ideas for design.
In contrast to a pattern classification, which provides the means to group patterns based on a set of
rules or pattern properties, a pattern language explicitly interweaves the patterns in the catalog based
on every possible (but at least one) type of pattern interrelation. Based on the interrelations between
the patterns, the complete set of the resilience patterns in the catalog forms a language. Therefore,
making these relations explicit is essential to the process of developing a pattern language.
Table V. : Types of Pattern Relations
Pattern Relation Description Inverse Relation
abstraction Pattern x describes an abstract form of pattern y specialization
specialization Pattern x provides specific details about pattern y abstraction
used with Pattern x is used to address different problem than y; may beused together conflict
conflict Pattern x and y are not suitable to be applied together for aspecific problem used with
similarity Pattern x and y have some similar features, but address dif-ferent problems -
domain Pattern x specifies the protection domain for the behavioralpattern y -
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Highlighting these relationships between patterns enables designers to grasp the entire collection
of patterns. Therefore, the pattern language also serves as an index to the catalog of resilience design
patterns. For the resilience design patterns, various types of pattern relations may be used to express
kinds of relatedness between the patterns. Table V provides an overview of the types of relationships
between the resilience patterns. These interrelations between the patterns form the links between
patterns in the network, thereby defining the order in which the patterns should be applied to a HPC
resilience design.
5.2 Structure of the Pattern Language
Forming a pattern language requires establishing rules for linking each of the patterns in the catalog.
This is a particularly complex task for resilience design patterns due to their large number and the
various design considerations and optimizations that must be accounted for. To enable designers to
understand the language and for rapid analysis of the relationships between the various resilience
design patterns, we have represented the pattern language using a graph. Each pattern is represented
as a vertex and every relation between any two patterns is represented by an edge in the graph net-
work. Based on the type of relation between the patterns, the edges may be directed or undirected.
This representation of our pattern language is shown in Figure 2.
The pattern graph represents the language since it captures all the interrelations between the re-
silience patterns. This representation of the language is intended to make these patterns useful for a
broad target audience. System architects may use the language to understand the scope of the problem
and develop a high-level layout of the pattern-based solution, while the designers of individual compo-
nent may use the language to understand the pattern relationships that directly impacts their part of
the design.
The use of the graph representation of the pattern language also enables structured analysis of re-
silience solutions. For example, a simulator may use the graph representation of the pattern language
for design space exploration to evaluate alternative combinations of patterns that may have different
complexity and performance characteristics. Similarly, the graph representation of the language may
enable a runtime system or scheduler to make dynamic decisions about the suitability of instantiating
a specific combination of patterns.
The graph representation of the language highlights the pattern relations (listed in Table V) between
all the resilience patterns in the catalog. The vertices representing the patterns are clustered to align
with the classification scheme described in Section 4. The state patterns and the three categories of the
strategy patterns are represented in different colors. The derivative patterns of each of these classes
are represented in the same color as their parents. The patterns are ordered from abstract to concrete
to enable designers to focus on the contours of a solution before delving into implementation specifics.
Additionally, most of the relations are directed from one pattern to another, but they often also imply
an inverse relation in the opposite direction. Therefore, every edge in the graph may be treated as
a directed connection between patterns that highlights a specific relation between the two patterns.
From the designers’ perspective, this representation of the pattern language provides the methodology
for selecting patterns from the catalog. The language outlines the ordering of the critical decisions that
must be considered when designing and implementing a resilience solution.
6. USING THE PATTERN LANGUAGE
Our pattern language spans all the way from the initial architecture of a resilience solution down to
the lowest level details of the implementation for a specific architecture and software environment.
Defining which patterns to use and how to combine them is the very essence of the pattern language.
However, an emphasis of a pattern language is often not represented in the inherent structure of the
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Fig. 2: Resilience Pattern Language Representation
pattern language. Since our pattern language is in the form of a network, there is no one sequence
that perfectly captures the pattern relationships. Therefore, when selecting a suitable combination
of patterns for constructing a resilience solution, there are numerous ways in which the network of
patterns may be traversed.
6.1 Structured Design of HPC Resilience Solutions
The pattern language outlines the intended flow of information when reading or browsing the pattern
catalog. Using the pattern language, solutions are designed incrementally by exploring the links of
the network that represents the pattern language. This yields an order in which the patterns should
be applied to a design problem, which is called a pattern language sequence. However, the pattern
sequence is not strictly linear. Various stakeholders, including system HPC system architects, hard-
ware and software designers, application developers and users can construct solutions by discovering a
sequence that fits their design objectives and constraints. For the following key aspects of a resilience
design process, the pattern language enables the discovery of pattern-based solutions:
—Protection Domain: Based on the scope of the system that the solution intends to protect, the
language may traverse the network starting from the state pattern vertices, and then identify the
behavioral patterns to protect the selected domain.
—Fault Model: The type of event that a solution is designed for forces the designer to consider one of
the strategy pattern vertices, before exploring the network links that will enable the identification of
Proceedings of the 22nd European Conference on Pattern Languages of Programs
14 • S. Hukerikar and C. Engelmann
derivative patterns that are capable of handling the consequences of a specific fault, error or failure
type.
—Fault Management Capabilities: Based on whether the pattern offers detection, containment,
recovery or masking semantics, or a combination of these capabilities, the traversal may commence
at specific cluster in the graph representing the language.
—Implementation-Driven: Often the design of a resilience solution may be constrained by the id-
iosyncrasies of a hardware architecture or software environment, or by the availability of specific
technologies for supporting a resilience solution. In this case, the pattern language may be used to
identify the structural patterns first, and traverse the links of the network towards the more ab-
stract behavioral patterns and the state patterns to evaluate the effective protection domain and
capabilities.
6.2 Other Design Considerations for Resilience Solutions
While the pattern language for designing resilience solutions for HPC systems is intended to provide
designers with a roadmap to create solutions, there are various other critical decisions that must be
considered in addition to the fundamental choices of protection domain, fault model, capability and
implementation mechanisms. These include:
—Design complexity of the solution: The effort necessary to incorporate the patterned solution in
the overall design of a system.
—Time overhead in the absence of fault, error, or failure events: The impact of the pattern (in
terms of time to solution) on the fault-free operation of a system.
—Time overhead to manage fault, error, or failure events: The impact on time to solution on
account of the actions required to manage an event.
—Space overhead of the solution: The number of additional components or subsystems that the
solution requires.
—Power overhead of the solution: The impact of applying the pattern on the systems power con-
sumption.
For each optimization objective, the graph edges may be annotated with relations that express the
implications of selecting a pattern when traversing the network. Using these additional relations, the
pattern language may be used to discover an ordering of patterns that meets these design considera-
tions as well as the functional requirements of a solution for confronting a specific type of fault, error
or failure.
7. RELATED WORK
The solution space for HPC resilience constituted by a number of hardware and software-based so-
lutions is fragmented. HPC vendors have developed a number of hardware resilience technologies,
including SECDED ECC for main memory, caches, registers and architectural state, as well as, Chip-
kill for main memory [Dell 1997], redundant power supplies and voltage regulators, and reliability,
availability and serviceability (RAS) management systems for system-level monitoring and control
[Inc. 2014]. On the other hand, various software resilience technologies have been invented, including
application- and system-level checkpoint/restart [Mohror et al. 2013], fault tolerance extensions to the
Message Passing Interface (MPI) [Bland et al. 2013], programming models with intrinsic resilience
support [Chung et al. 2012], and algorithm-based fault tolerance [Huang and Abraham 1984]. How-
ever, there hasn’t been a concerted effort to develop formal methods for solution space exploration, or
for coordination between multiple solutions across the system stack. The resilience design patterns
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[Hukerikar and Engelmann 2017] and the pattern language presented in this paper are intended to
provide HPC designers with an approach to systematically design and implement comprehensive re-
silience solutions.
In the context of other types of parallel and distributed systems, the critical need for fault toler-
ance solutions has driven previous efforts to define design patterns for fault tolerance. For example,
patterns have been formalized for the construction of fault tolerance solutions in the context of mission-
critical infrastructure, such as telecommunication systems and space programs [Hanmer 2007]. These
patterns are intended to offer solutions that meet the stringent reliability requirements of these ap-
plications. Fault tolerance patterns that are applicable more generally to various distributed system
architectures have also been documented [Saridakis 2002]. These patterns are designed to handle ser-
vice outages due to crash failures, byzantine failures, omission failures as well as performance failures
in distributed systems. Fault tolerance patterns have also been developed in the context of distributed
object computing middleware such as CORBA [Object Management Group 2012]. These patterns pro-
vide support for a range of strategies, including request retry, redirection to an alternative server,
passive (primary/backup) replication, and active replication for distributed systems being developed
using the standard services and protocols defined by the CORBA standard. While some of the patterns
developed for distributed systems are also applicable to HPC systems, certain error and failure modes
are unique to HPC environments. The design patterns and pattern language presented in this paper
are designed to engineer solutions for HPC environments and focus on optimizing the balance between
performance, power and resilience.
8. SUMMARY
The goal of HPC resilience solutions is to enable effective and resource-efficient use of computing
systems at extreme scale in the presence of frequent system degradations and failures. With a new
generation of large, heterogeneous HPC systems with multicomponent software environments, the
complexity of the system and the interactions between the hardware and software components makes
the process of protecting HPC applications from faults and their consequences extremely difficult. To
navigate this complex landscape, resilience design patterns provide HPC architects and designers with
a set of well-known techniques, formatted as patterns, for confronting faults in HPC systems. In this
paper, we present a pattern language that reveals the relations among the resilience design patterns
and provides a discipline for combining the patterns into complete, working solutions. The resilience
design patterns, and the way they are organized into a pattern language, define a structured approach
for architecting practical HPC resilience solutions that address the challenges of extreme rates of fault,
error and failures in future HPC systems.
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